LOGO
LOGO
EP4SGX110HF35I3G Image

EP4SGX110HF35I3G

FPGA - Field Programmable Gate Array

EP2AGX95EF29I5G Image

EP2AGX95EF29I5G

FPGA - Field Programmable Gate Array

EP2C5T144C7N Image

EP2C5T144C7N

Altera FPGA Field Programmable Gate Array, Cyclone II Series, 4608 Logic Blocks

5CSEMA6F31C8N Image

5CSEMA6F31C8N

Altera FPGA, Cyclone V SE series, 41509 logic blocks, 110000 logic gates

EP4CE6E22C8N Image

EP4CE6E22C8N

Altera FPGA, Cyclone IV E series, 392 logic blocks

5M160ZE64C4N Image

5M160ZE64C4N

Altera CPLD, MAX V series, 64-pin, 0 °C minimum operating temperature, EQFP package, 54 I/O

5M160ZT100C4N Image

5M160ZT100C4N

Altera CPLD, MAX V series, 100 pins, 0 °C minimum operating temperature, TQFP package, 79 I/O

EPM1270M256C5N Image

EPM1270M256C5N

Altera CPLD, MAX II series, 256 pins, 0 °C minimum operating temperature, MBGA package, 212 I/O

EPM240GT100C5N Image

EPM240GT100C5N

Altera CPLD, MAX II series, 100 pins, 0 °C minimum operating temperature, TQFP package, 80 I/O

1ST110EN1F43I1VG Image

1ST110EN1F43I1VG

FPGA - Field Programmable Gate Array

10AX115R4F40I3LG Image

10AX115R4F40I3LG

FPGA - Field Programmable Gate Array

10AX115U2F45E1SG Image

10AX115U2F45E1SG

FPGA - Field Programmable Gate Array

5M80ZT100I5N Image

5M80ZT100I5N

Altera CPLD, MAX V series, 100 pins, -40 °C minimum operating temperature, TQFP package, 79 I/O

EPM570T144C5N Image

EPM570T144C5N

Altera CPLD, MAX II series, 144 pins, 0 °C minimum operating temperature, TQFP package, 116 I/O

EPM570GT100C4N Image

EPM570GT100C4N

Altera CPLD, MAX II series, 100 pins, 0 °C minimum operating temperature, TQFP package, 76 I/O

5M80ZE64C4N Image

5M80ZE64C4N

Altera CPLD, MAX V series, 64-pin, 0 °C minimum operating temperature, EQFP package, 54 I/O

5M80ZM64I5N Image

5M80ZM64I5N

Altera CPLD, MAX V series, 64 pins, min. operating temperature -40 °C, MBGA package, 54 I/O

EPM1270T144I5N Image

EPM1270T144I5N

Altera CPLD, MAX II series, 144 pins, -40 °C minimum operating temperature, TQFP package, 116 I/O

EPM1270T144C5N Image

EPM1270T144C5N

Altera CPLD, MAX II series, 144 pins, 0 °C minimum operating temperature, TQFP package, 116 I/O

5M570ZT100C4N Image

5M570ZT100C4N

Altera CPLD, MAX V series, 100 pins, 0 °C minimum operating temperature, TQFP package, 74 I/O

Copyright © 2016-2024 Shenzhen Xinmi Technology Co., Ltd